## AMENDMENTS TO THE CLAIMS

Please cancel claims 1, 4-7, 42-43 and 45-46; amend claims 13, 19, and 44, and add new claims 49-52, as shown below.

The following is a complete list of all claims in this application.

1-12. (Cancelled)

13. (Currently Amended) A method for manufacturing a thin film transistor (TFT) array panel, comprising steps of:

depositing a first conductive layer formed of aluminum or aluminum alloy material on a substrate;

patterning the first conductive layer to form a gate line and a gate pad connected to the gate line;

depositing an insulating layer on the gate line and the gate pad;

forming a semiconductor layer on the insulating layer;

depositing a second conductive layer on the semiconductor layer;

patterning the second conductive layer to form a data line;

forming a contact hole extending through the insulating [[the]] layer and exposing the aluminum or aluminum alloy material of the gate pad;

depositing <u>using a sputtering process</u> a third conductive layer formed of an indium zinc oxide (IZO) layer; and

MacPherson Kwok Chen & Hei LLP 2033 Gatéway Place, Suite 400 San Jose, CA 95110 Telephone: (408) 392-9250 Pacsimile: (408) 392-9262 patterning the third conductive layer to form a conductive pattern directly contacting the aluminum or aluminum alloy material of the gate pad in the contact hole, wherein the sputtering process is performed at a temperature below 200° C.

14-15. (Cancelled)

16. (Previously Amended) The method of claim 13, wherein the step of depositing the third conductive layer comprises a step of sputtering a compound including  $In_2O_3$  and ZnO.

17. (Previously Presented) The method of claim 16, wherein a content rate of Zn in the compound is between about 15% and about 20%.

- 18. (Previously Amended) The method of claim 13, wherein the step of patterning the third conductive layer comprises a step of forming a pixel electrode connected to the data line.
- 19. (Currently Amended) A method for manufacturing a thin film transistor array panel, comprising steps of:

depositing a first conductive layer formed of aluminum or aluminum alloy material on a substrate;

patterning the first conductive layer to form a gate line, a gate electrode and a gate pad;

depositing a gate insulating layer;

MacPherson Kwok Chen & He LLP 2033 Gateway Place, Suite 40 San Jose, CA 95110 Telephone: (408) 392-9250 forming a semiconductor layer on the gate insulating layer;

depositing a second conductive layer over the [[silicon nitride]] gate insulating layer

and the semiconductor layer;

patterning the second conductive layer to form a data line, a source electrode and a

drain electrode;

forming a passivation layer over the silicon nitride gate insulating layer and the data

line;

forming a contact hole extending through the passivation layer and the gate insulating

layer and exposing the aluminum or aluminum alloy material of the gate pad;

depositing a third conductive layer formed of an indium zinc oxide (IZO) layer over

the passivation layer; and

patterning the third conductive layer to form a redundant gate pad directly contacting

the aluminum or aluminum alloy material of the gate pad through the contact hole.

20. (Previously Amended) The method of claim 19, wherein the step of patterning

the third conductive layer comprises a step of patterning the third conductive layer to form a

pixel electrode.

21. (Previously Amended) The method of claim 19, wherein the step of patterning

the second conductive layer comprises a step of patterning the second conductive layer to

form a data pad, and

the step of patterning the third conductive layer comprises a step of patterning the

third conductive layer to form a redundant data pad connected to the data pad.

MacPherson Kwok Chen & Hei LLP 2033 Gateway Place, Suite 400 San Jose, CA 95110 Telephone: (408) 392-9250

- 4 -

**Application No. 10/634,867** 

22. (Previously Presented) The method of claim 19, wherein the step of forming

the passivation layer comprises a step of depositing a silicon nitride layer at a temperature

between about 280° C and about 400° C.

23. (Cancelled)

24. (Previously Amended) The method of claim 19, wherein the step of depositing

the third conductive layer comprises a step of sputtering a compound including In<sub>2</sub>O<sub>3</sub> and

ZnO.

25. (Previously Presented) The method of claim 24, wherein a content rate of Zn in

the compound is between about 15% and about 20%.

26. (Previously Amended) The method of claim 19, wherein the step of patterning

the second conductive layer comprises a step of patterning the semiconductor layer and the

second conductive layer simultaneously by using a photoresist pattern having portions with

different thicknesses.

27. (Previously Presented) The method of claim 26, wherein the photoresist pattern

comprises a first portion having a first thickness, a second portion having a second thickness

greater than the first thickness, and a third portion having a third thickness smaller than the

first thickness.

LLP 2033 Gateway Place, Suite 400 San Jose, CA 95110 Telephone: (408) 392-9250 Facsimile: (408) 392-9262

- 5 -

**Application No. 10/634,867** 

28. (Previously Presented) The method of claim 27, wherein a mask used for

forming the photoresist pattern has a first area having a first transmittance, a second area

having a second transmittance smaller than the first transmittance, and a third area having a

third transmittance greater than the first transmittance.

29. (Previously Amended) The method of claim 28, wherein the first portion of the

photo resist pattern is aligned on a portion between the source electrode and the drain

electrode, and the second portion of the photoresist pattern is aligned on the data line.

30. (Previously Presented) The method of claim 29, wherein the first area of the

mask includes a partially transparent layer or a pattern reducing a transmittance.

(Previously Presented) The method of claim 30, wherein the first thickness is 31.

less than a half of the second thickness.

32. (Previously Amended) The method of claim 31, further comprising a step of

depositing an ohmic contact layer between the source and drain electrodes and the

semiconductor layer.

33. (Previously Amended) The method of claim 32, wherein the second conductive

layer, the ohmic contact layer, and the semiconductor layer are patterned by a single

photolithography process.

33 Gateway Place, Suite 40 San Jose, CA 95110 'elephone: (408) 392-9250

34-43. (Cancelled)

- 6 -

Application No. 10/634,867

44. (Currently Amended) A method for manufacturing a thin film transistor (TFT) array panel, comprising steps of:

depositing a first conductive layer formed of aluminum or aluminum alloy material on a substrate;

patterning the first conductive layer to form a gate line and a gate pad connected to the gate line;

depositing an insulating layer on a gate line and the gate pad;

forming a semiconductor layer on the insulating layer;

depositing a second conductive layer on the semiconductor layers;

patterning the second conductive layer to form a data line;

forming a contact hole extending through insulating the layer and exposing the aluminum or aluminum alloy material of the gate pad;

depositing a third conductive layer formed of an indium zinc oxide (IZO) layer; and

patterning the third conductive layer to form a conduction pattern directly contacting

the aluminum or aluminum alloy material of the gate pad in the contact hole, further

comprising, preheating the passivation layer, the silicon nitride layer and the exposed gate pad

before the forming the third conductive layer.

45-46. (Cancelled)

47. (Previously Presented) The method of claim 13, wherein the insulating layer is comprised of silicon nitride.

MacPherson Kwok Chen & Heid LLP 2033 Gateway Place, Suite 400 San Jose, CA 95110 Telephone: (408) 392-9250

- 48. (Previously Presented) the method of claim 47, wherein the insulating layer of silicon nitride is deposited at a temperature between about 280° C and about 400 ° C.
- 49. (New) The method of claim 13, wherein a thickness of the IZO layer is about 500Å
- 50. (New) The method of claim 19, wherein depositing a gate insulating layer comprises depositing a layer of silicon nitride.
- 51. (New) The method of claim 13, wherein the insulating layer is comprised of silicon nitride.
- 52. (New) The method of claim 51, wherein the insulating layer is deposited at a temperature between about 280°C and about 400°C.

MacPherson Kwok Chen & Heir LLP 2033 Gateway Piace, Suite 400 San Jose, CA 95110 Telephone: (408) 392-9250 Facsimile: (408) 392-9262